Introduction
Transient faults are temporary faults that occur in a functional circuit for a very short duration and may lead to system failures by altering the circuit behavior. Such faults are caused by a number of physical phenomena such as a-particle hits from cosmic rays, electromagnetic interference, crosstalk and power transients. It has been reported that over 80% of all system failures occur due to such transient faults [l] . Transient fault simulation is, therefore, important so that circuits (especially those used in critical space, biomedical or military applications) can be redesigned for better fault tolerance. In this paper, we develop a fault simulation technique by focussing on singleevent upsets (SEU), which are transient faults caused by a-particle hits. The techniques, however, can be extended to other transient faults that can be modeled as a charge injection.
Accurate verification of transient fault tolerance requires a large number of simulations since the circuit has to be simulated for faults occuring at different nodes of the circuit, for different amounts of injected charge, for different times of injection, and for different input sequences. 
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based on SPICE-like simulators, as well as for mixed-mode fault simulators [2] . Gate-level transient fault simulators [3] abstract the electrical nature of a transient fault into a logic-level model, and provide significant savings in compute time. However, these simulators suffer from a number of problems: (i) any logic-level model of transient faults, which are electrical in nature, will be inherently less accurate, (ii) the latch modeling approach is valid for standard cell designs only, and has to be repeated if the cell design or technology implementation changes, (iii) nodes internal to the logic gates/cells are not accessible for injection or observation, and (iv) gate-level transient fault simulators ignore faults which do not upset the logic value of the affected node. An example in which this may cause incorrect results is shown in Fig. 1 In this paper, we present a fast and accurate timinglevel simulator for transient faults in digital circuits, which bridges the gap between electrical-and gate-level transient fault simulation. We demonstrate the accuracy and efficiency of this technique by comparisons with SPICE3. This simulator can be effectively applied for transient fault simulation of custom VLSI circuits for which electricallevel fault simulation is too expensive. It can also be used in place of electrical simulators like SPICE3 in the model- 
Transient Fault Model
In CMOS digital circuits, single-event upsets are modeled by injecting the following double exponential current pulse into the affected node [4]:
In the above equation, 10 depends on the amount of injected charge and may be positive or negative, represents the collection time-constant of the junction] and 72 the ion-track establishment time constant. 71 and r 2 are constants which depend on several process-dependent factors; in this work, we use the values given in = 1.64 x lo-'' sec and 7 2 = 5.0 x lo-'' sec. The double exponential current pulse of (1) is approximated by a piecewise quadratic (PWQ) function in time. This is accomplished by dividing the simulation time interval into several segments, and finding a quadratic function that closely approximates the exponential waveform over each segment. Thus, for the ith segment [ti, t,+i], the quadratic current waveform can be represented as i s e u ( t ) = 70 + 71 (t -ti) + 7 2 ( t -tL)'. The rationale for obtaining a quadratic approximation is explained in the next section. Note that and 7 2 characterize the double exponential current pulse and since they are known apriori, this approximation can be done as accurately as desired before the simulation. For example, Fig. 2 shows the accuracy of the piecewise quadratic current approximation (with five segments) for different levels of charge injection. 
Circuit Primitive and Solution
We use the generic MOS circuit primitive shown in Fig. 3 and proposed in [6] . Piecewise linear (PWL) input signals are applied at the terminals Di and G;, g k and CI; are linear parasitic conductances and capacitances, and CL is the capacitance at the output node of the primitive whose voltage waveform V ( t ) is to be determined. The primitive also includes the piecewise quadratic (PWQ) current source injected at the output node to represent charge injeciton during a single-event upset. We define + + sistor in the primitive has a regionwise quadratic model [7] describing the drain current in terms of the gate-source and drain-source voltages, then the differential equation of the output node is of the form where r = t -t o . The above differential equation belongs to the class of Riccati differential equations, for which exact analytical and power series solutions have been derived [6] . The use of the analytical solutions is the primary contributing factor to the speedup of fast timing simulation and is the motivation for using a PWQ approximation to the injected current. Moreover, the PWQ approximation allows the electrical nature of the transient fault to be maintained, and provides very high accuracy close to electrical-level simulators.
Under normal operating conditions, the output node is the drain terminal for each of the NMOS and PMOS transistors in the primitive. During transient fault simulation, however, this condition may not always be true. For example, if a fault pumps current into the output node of a CMOS inverter when it is at logic 1, the output node may become the source terminal for the PMOS transistor. Since the coefficients of the differential equation depend on whether the output node is the source or drain terminal, changes in the location of drain and source terminals of MOS transistors are monitored during the simulation. Moreover, the MOS drain-bulk and source-bulk parasitic diodes, which are reverse biased under normal operating conditions, may start conduting during transient faults. 
Results and Observations
In this section, we demonstrate the accuracy and efficiency of the transient fault simulator by comparing its results with those of SPICE3. Since SPICE simulations of large circuits are too time-consuming, this comparison can only be done for a few small circuits. The first example uses the D flip-flop (DFF) shown in Fig. 4 . Transient faults are injected at node F and voltage waveforms at node F and the output node Q are monitored. The waveforms from our simulator and SPICE3 for the fault-free case are shown in Fig. 5 . Next, two transient faults injecting 2 pc and 3 pc of charge at node F are simulated and the results are shown in Fig. 6 and Fig. 7 , respectively. It can be seen that the first fault does not get latched by the DFF, while the second one does. In the next example, we consider the s208 sequential circuit from the ISCAS-89 benchmark suite [8] and observe the fault-free and faulty waveforms at one of its nodes. Figure 8 compares the simulation results with SPICE3.
Average run-times for the seven sequential circuits from the ISCAS-89 benchmark suite are shown in Table I . In the table, N refers to the number of transistors in the circuit. Test vectors obtained from STG [9] were used as the input sequences for these circuits. For the circuits which were simulated with SPICE3, we provide values for the speedup and accuracy. The quantity Fm,,, is used as a measure of accuracy with respect to the SPICE3 results. For a given ulator. We see that speedups of two orders of magnitude are achieved over SPICE3. Moreover, the speedup factor increases with the number of transistors in the circuit, indicating that the speed advantage will be even more for larger circuits.
To demonstrate the application of our simulator in transient fault analysis, seven ISCAS-89 sequential benchmark circuits were selected and 2000 randomly chosen faults were injected in each circuit. The number of faults that were latched are shown in Table 11. Table I1 also shows the number of faults that caused a particular number of latches to flip (as a percentage of latched faults). As can be seen, single-bit flips are by far the most common, but a number of faults causes two or more latches to flip. 
